



US009230893B2

(12) **United States Patent**  
**Yoshimochi**

(10) **Patent No.:** **US 9,230,893 B2**  
(45) **Date of Patent:** **Jan. 5, 2016**

(54) **HIGH EFFICIENCY MODULE INCLUDING A PLURALITY OF MOSFETS**

(71) Applicant: **ROHM CO., LTD.**, Kyoto-shi, Kyoto (JP)

(72) Inventor: **Kenichi Yoshimochi**, Kyoto (JP)

(73) Assignee: **ROHM CO., LTD.**, Kyoto (JP)

(\*) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days.

(21) Appl. No.: **14/755,451**

(22) Filed: **Jun. 30, 2015**

(65) **Prior Publication Data**

US 2015/0303136 A1 Oct. 22, 2015

**Related U.S. Application Data**

(63) Continuation of application No. 14/556,670, filed on Dec. 1, 2014, which is a continuation of application No. 13/771,431, filed on Feb. 20, 2013, now Pat. No. 8,928,049, which is a continuation of application No. 12/672,437, filed as application No. PCT/JP2008/063849 on Aug. 1, 2008, now Pat. No. 8,390,041.

(30) **Foreign Application Priority Data**

Aug. 7, 2007 (JP) ..... 2007-205358

(51) **Int. Cl.**

**H01L 29/76** (2006.01)

**H01R 9/00** (2006.01)

(Continued)

(52) **U.S. Cl.**

CPC ..... **H01L 23/49575** (2013.01); **H01L 23/3107** (2013.01); **H01L 23/49537** (2013.01); **H01L 23/49551** (2013.01); **H01L 23/49562** (2013.01); **H01L 24/30** (2013.01); **H01L 25/072**

(2013.01); **H01L 25/074** (2013.01); **H01L 23/49513** (2013.01); **H01L 24/29** (2013.01); **H01L 24/37** (2013.01); **H01L 24/41** (2013.01); **H01L 2224/32245** (2013.01); **H01L 2224/33181** (2013.01); **H01L 2924/014** (2013.01); **H01L 2924/1305** (2013.01); **H01L 2924/13091** (2013.01)

(58) **Field of Classification Search**

CPC H05K 7/14; H01L 23/3107; H01L 23/49575; H01L 23/49562; H01L 23/49551; H01L 23/49537; H01L 23/49513; H01L 24/37; H01L 24/29; H01L 24/41

See application file for complete search history.

(56) **References Cited**

**U.S. PATENT DOCUMENTS**

6,642,576 B1 11/2003 Shirasawa et al.  
6,885,096 B2 4/2005 Hirahara et al.

(Continued)

**FOREIGN PATENT DOCUMENTS**

JP 2002-26251 1/2002  
JP 2002-076195 3/2002

(Continued)


*Primary Examiner* — Alonzo Chambliss

(74) *Attorney, Agent, or Firm* — Hamre, Schumann, Mueller & Larson, P.C.

(57) **ABSTRACT**

A module (1) includes a first functional device (2) and a second functional device (3). The first functional device (2) includes a base electrode, an emitter electrode and a collector electrode. The second functional device (3) includes at least one electrode. The module (1) further includes a conductive frame (4). One of the base electrode, the emitter electrode, and the collector electrode of the first functional device (2) is directly connected to the frame (4). The electrode of the second functional device (3) is also directly connected to the frame (4). The frame (4) includes a portion serving as a terminal for external connection.

**27 Claims, 7 Drawing Sheets**



(51)	<b>Int. Cl.</b>			8,928,049 B2	1/2015	Yoshimochi
	<i>H01L 21/00</i>	(2006.01)		2003/0075785 A1	4/2003	Crowley et al.
	<i>H01L 23/495</i>	(2006.01)		2005/0224945 A1	10/2005	Saito et al.
	<i>H01L 25/07</i>	(2006.01)		2007/0158819 A1	7/2007	Hirashima et al.
	<i>H01L 23/31</i>	(2006.01)		2007/0166877 A1	7/2007	Otremba
	<i>H01L 23/00</i>	(2006.01)		2008/0197463 A1	8/2008	Otremba
				2009/0269885 A1	10/2009	Madrid et al.

(56)	<b>References Cited</b>			<b>FOREIGN PATENT DOCUMENTS</b>		
	U.S. PATENT DOCUMENTS					
	7,030,501 B2	4/2006	Yoshiba et al.	JP	2003-197859	7/2003
	8,390,041 B2	3/2013	Yoshimochi	JP	2004-47850	2/2004
				JP	2004-273977	9/2004
				JP	2006-134990	5/2006

FIG.1




FIG.2




FIG.3




FIG.4




FIG.5




FIG.6




FIG.7




FIG.8




FIG.9




FIG.10




FIG.11




FIG.12






FIG.13





FIG.14



1

## HIGH EFFICIENCY MODULE INCLUDING A PLURALITY OF MOSFETS

This application is a Continuation of U.S. Ser. No. 14/556,670, filed Dec. 1, 2014, which is a Continuation of U.S. Ser. No. 13/771,431, filed Feb. 20, 2013, which is a Continuation of U.S. Ser. No. 12/672,437 filed Feb. 5, 2010, which is a National Stage Application of PCT/JP2008/063849, filed Aug. 1, 2008, which applications are incorporated herein by reference.

### TECHNICAL FIELD

The present invention relates to a module with reduced wiring inductance and resistance between mutually connected functional devices.

### BACKGROUND ART

A synchronous rectification type DC-DC converter that includes a metal oxide semiconductor field effect transistor (MOSFET) in place of a rectifying diode is known. FIG. 13 is a schematic diagram showing the configuration of a synchronous rectification type DC-DC converter. The illustrated DC-DC converter 100 includes a high-side MOSFET 110, a low-side MOSFET 120, a Schottky barrier diode (SBD) 130, a coil 140, a capacitor 150, and a control IC 160. The DC-DC converter 100 is controlled by the control IC 160 so as to alternately supply current to the high-side MOSFET 110 and the low-side MOSFET 120, to reduce the voltage.

The conventional DC-DC converter 100 is made by mounting the foregoing functional devices on a printed circuit board, and then electrically connecting the electrodes of each functional device via wiring formed on the printed circuit board.

The internal structure of the high-side MOSFET 110 may be made like a MOSFET described in patent document 1 below. In that case, the high-side MOSFET 110 is configured as shown in FIG. 14. Specifically, the high-side MOSFET 110 includes a MOSFET chip 111, a frame 112, a gate terminal 110a, a source terminal 110b, and a drain terminal 110c. The gate electrode and the source electrode of the MOSFET chip 111 are connected directly to the gate terminal 110a and the source terminal 110b, respectively. The drain electrode is connected to the drain terminal 110c through the frame 112. The low-side MOSFET 120 may be configured in a similar manner.

Patent Document 1: JP-A-2002-76195

As stated above, in the conventional DC-DC converter 100, the functional devices are electrically connected through the wiring formed on the printed circuit board. Generally, the wiring formed on the printed circuit board has certain wiring resistance and inductance. The wiring resistance is proportional to the length of the wiring, and inversely proportional to the cross-sectional area thereof. The wiring inductance is substantially proportional to the length of the wiring. Even if the high-side MOSFET 110 and the low-side MOSFET 120 are mounted adjacently on the printed circuit board, there is a limit to the reducible amount of the resistance and the inductance of the wiring between the source terminal 110b of the high-side MOSFET 110 and the drain terminal 120c of the low-side MOSFET 120.

The wiring resistance leads to an increase in power consumption of the DC-DC converter 100, and the wiring inductance leads to deterioration of switching performance of the DC-DC converter 100. In addition, the wiring inductance may cause electromagnetic interference (EMI). Specifically,

2

the wiring inductance generates a magnetic field, and when the magnetic field fluctuates, noise is generated in the circuit. Such noise degrades the performance of the DC-DC converter 100.

Further, the frames 112, 122 provided inside the respective MOSFETs 110, 120 also have the wiring resistance and the wiring inductance. This makes the foregoing issue more serious. In particular, when the DC-DC converter 100 is used for high-frequency applications, the influence of the wiring inductance becomes greater.

### DISCLOSURE OF THE INVENTION

The present invention has been proposed under the foregoing circumstances. An object of the present invention is to provide a module with reduced wiring resistance and reduced wiring inductance.

To achieve the object, the present invention takes the following technical measures.

The present invention provides a module comprising: a first functional device including a base electrode, an emitter electrode and a collector electrode; a second functional device including at least one electrode; and a frame directly connected to both the electrode of the second functional device and one of the base electrode, the emitter electrode and the collector electrode. The frame includes a portion serving as a connection terminal.

The above arrangement contributes to reducing the wiring resistance and inductance between the functional devices, compared with an instance where the first functional device and the second functional device are connected through an interconnection line formed on a printed circuit board. Accordingly, a circuit including such a module can achieve lower power consumption and higher performance. In addition, the portion of the frame serving as the connection terminal can be used for making a connection to another device on the circuit, which allows the user a higher degree of freedom in designing the circuit.

In a preferred embodiment, the second functional device may include a base electrode, an emitter electrode, and a collector electrode.

Also in the above case, where the two functional devices are both transistors, it is possible to reduce the wiring resistance and inductance between the electrodes directly connected to the frame.

In a preferred embodiment, the first functional device and the second functional device may be as arranged to face each other across the frame.

Such configuration minimizes the distance between the electrodes directly connected to the frame, thereby further reducing the wiring resistance and inductance.

Preferably, the collector electrode of the first functional device and the emitter electrode of the second functional device are directly connected to the frame.

Such configuration enables reduction in wiring resistance and inductance between the collector electrode of the first functional device and the emitter electrode of the second functional device.

Other features and advantages of the present invention will become more apparent through the following detailed description given with reference to the accompanying drawings.

### BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a perspective view showing a module according to a first embodiment of the present invention;

3

FIG. 2 is a cross-sectional view taken along a line II-II in FIG. 1;

FIG. 3 is an exploded perspective view showing main portions of the module according to the first embodiment;

FIG. 4 is a cross-sectional view of a module according to a second embodiment of the present invention;

FIG. 5 is a perspective view showing a module according to a third embodiment of the present invention;

FIG. 6 is a cross-sectional view taken along a line VI-VI in FIG. 5;

FIG. 7 is an exploded perspective view showing main portions of the module according to the third embodiment;

FIG. 8 is a perspective view showing a module according to a fourth embodiment of the present invention;

FIG. 9 is a cross-sectional view taken along a line IX-IX in FIG. 8;

FIG. 10 is an exploded perspective view showing main portions of the module according to the fourth embodiment;

FIG. 11 is a circuit diagram of a step down DC-DC converter;

FIG. 12 is a circuit diagram of a drive circuit;

FIG. 13 is a circuit diagram of a synchronous rectification type DC-DC converter; and

FIG. 14 is a cross-sectional view for explaining the structure of a conventional MOSFET.

#### BEST MODE FOR CARRYING OUT THE INVENTION

Embodiments of the present invention will be described below with reference to the accompanying drawings. FIGS. 1 to 3 illustrate a module according to a first embodiment of the present invention. The module of this embodiment corresponds to a single device into which the high-side MOSFET 110 and the low-side MOSFET 120 shown in FIG. 13 are integrated.

The illustrated module 1 includes a high-side MOSFET chip 2, a low-side MOSFET chip 3, conductive lead frames 4-8, and a resin package 9.

As shown in FIG. 3, the upper surface of the high-side MOSFET chip 2 is provided with a gate electrode 2a and a source electrode 2b, and the lower surface of the chip is provided with a drain electrode 2c. As known, a bipolar transistor has three electrodes called a base electrode, an emitter electrode, and a collector electrode. These electrodes correspond to the gate electrode, the source electrode, and the drain electrode of a MOSFET, respectively.

The gate electrode 2a of the high-side MOSFET chip 2 is connected to the frame 7, the source electrode 2b to the frame 4, and the drain electrode 2c to the frame 6. Thus, the high-side MOSFET chip 2 is interposed between the upper-side frames 4, 7 and the lower-side frame 6.

The upper surface of the low-side MOSFET chip 3 is provided with a gate electrode 3a and a source electrode 3b, and the lower surface of the chip is provided with a drain electrode 3c.

The gate electrode 3a of the low-side MOSFET chip 3 is connected to the frame 8, the source electrode 3b to the frame 5, and the drain electrode 3c to the frame 4. Thus, the low-side MOSFET chip 3 is interposed between the upper-side frames 5, 8 and the lower-side frames 4, 7. The drain electrode 3c of the low-side MOSFET chip 3 is so located as not to be connected to the frame 7. The electrodes 2a-2c, 3a-3c are attached to the corresponding frames 4-8 with solder or conductive paste, for example.

The frames 4-8 are made of metal such as copper, and electrically connected to the electrodes of the chips 2 and 3.

4

As shown in FIG. 2, the frames 4, 5 are generally S-shaped in cross section, and one end portions of the respective frames serve as connection terminals of the module 1. As shown in FIG. 3, the other end portions of the respective frames 4, 5 are L-shaped. The frames 7, 8 are also generally S-shaped in cross section like the frames 4, 5, though not shown in FIG. 2, and one end portions of the respective frames serve as connection terminals of the module 1. The frame 6 has a lower surface serving as a connection terminal of the module 1.

As shown in FIG. 3, the lower surface of the other end portion of the frame 4 is connected to the source electrode 2b of the high-side MOSFET chip 2. Also, the upper surface of the other end portion of the frame 4 is connected to the drain electrode 3c of the low-side MOSFET chip 3. Thus, the frame 4 is located such that the other end portion is interposed between the upper surface of the high-side MOSFET chip 2 and the lower surface of the low-side MOSFET chip 3.

The lower surface of the other end portion of the frame 5 is connected to the source electrode 3a of the low-side MOSFET chip 3. The upper surface of the frame 6 is connected to the drain electrode 2c of the high-side MOSFET chip 2. The lower surface of the other end portion of the frame 7 is connected to the gate electrode 2a of the high-side MOSFET chip 2. The lower surface of the other end portion of the frame 8 is connected to the gate electrode 3a of the low-side MOSFET chip 3.

As shown in FIG. 1, the lower surface of an end portion of the frame 4 serves as an output terminal 4a of the module 1. The lower surface of an end portion of the frame 5 serves as a ground terminal 5a of the module 1. The lower surface of the frame 6 serves as an input terminal 6a of the module 1. The lower surface of an end portion of the frame 7 serves as a control terminal 7a of the high-side MOSFET chip 2 of the module 1. The lower surface of an end portion of the frame 8 serves as a control terminal 8a of the low-side MOSFET chip 3 of the module 1.

The resin package 9 encloses the chips 2-3 and the frames 4-8. The resin package 9 may be formed by molding. In this process, the chips 2-3 and the frames 4-8 are disposed immovably at the predetermined positions noted above, and placed in a metal mold for forming the resin package 9. Then, a molten resin material for the resin package 9 is supplied to fill up the mold. By hardening the resin material, the resin package 9 shown in FIGS. 1 and 2 can be obtained.

The operation of the module 1 will now be described.

The control terminal 7a and the control terminal 8a of the module 1 receive a pulse signal from the control IC 160 (see FIG. 13). The pulse signal inputted to the control terminal 8a has inverted high and low levels with respect to the pulse signal inputted to the control terminal 7a. Accordingly, when a high level voltage is inputted to the control terminal 7a, a low level voltage is inputted to the control terminal 8a, and when a low level voltage is inputted to the control terminal 7a, a high level voltage is inputted to the control terminal 8a.

When the high level voltage is applied to the control terminal 7a, the high-side MOSFET chip 2 is in electrical conduction state, while the low-side MOSFET chip 3 is not. Hence, the current inputted to the input terminal 6a is outputted from the output terminal 4a. The current thus outputted charges magnetic energy in the coil 140 and electric energy in the capacitor 150, and is outputted from the DC-DC converter 100.

When the low level voltage is applied to the control terminal 7a, the low-side MOSFET chip 3 is in electrical conduction state, while the high-side MOSFET chip 2 is not. Hence,

5

the current inputted to the input terminal **6a** is not outputted from the output terminal **4a**. In this case, the magnetic energy stored in the coil **140** and the electric energy stored in the capacitor **150** are discharged and outputted from the DC-DC converter **100**.

In the DC-DC converter **100**, the control IC **160** adjusts the duty ratio of pulse signals inputted to the control terminals **7a** and **8a** (ratio of the high level duration to one period of the pulse signal), to output the required voltage.

Advantages of the module **1** will be described below.

In the embodiment above, the source electrode **2b** of the high-side MOSFET chip **2** and the drain electrode **3c** of the low-side MOSFET chip **3** are connected in a mutually facing manner across the frame **4**. Accordingly, the length of the connection path between the electrodes **2b**, **3c** is equal to the thickness of the frame **4**, and the cross-sectional area of the connection path is equal to the area of the electrodes **2b**, **3c**. Such configuration reduces the wiring resistance and inductance between the electrodes **2b**, **3c**.

Thus, by using the module **1**, whose wiring resistance is reduced, it is possible to reduce power consumption of the DC-DC converter **100** (FIG. **13**). Also, since the wiring inductance is reduced, the switching performance of the DC-DC converter **100** can be improved. Further, the EMI can be suppressed, so that the DC-DC converter **100** can exhibit higher performance.

Also, in the above embodiment, a portion of the frame **4** itself serves as the output terminal **4a**. In this manner, a current from the connection point between the source electrode **2b** of the high-side MOSFET chip **2** and the drain electrode **3c** of the low-side MOSFET chip **3** can be directly outputted from the terminal. Thus, the module **1** can constitute the DC-DC converter **100**.

In the above embodiment, the module **1** is described as being used for providing a synchronous rectification type DC-DC converter. It should be noted that the module **1** can enjoy the same advantages when applied to other circuits (for example, a power supply circuit or a motor drive circuit). The structure of the module is not limited to that of the above embodiment. Modules according to second through fifth embodiments will be described below.

FIG. **4** depicts a module according to the second embodiment of the present invention. The module **1A** according to this embodiment is different from the module according to the first embodiment in the following three aspects. First, a frame **5A** is exposed at the upper surface of the module **1A**. Second, the drain electrode **2c** of the high-side MOSFET chip **2** is exposed at the lower surface of the module **1A**, so as to serve also as an input terminal. Third, a SBD chip **10** (corresponding to the SBD **130** in FIG. **13**) is provided between the frame **4A** and the frame **5A**. The SBD chip **10** has an upper surface and a lower surface, provided with an anode electrode and a cathode electrode, respectively. In FIG. **4**, the anode electrode of the SBD chip **10** is connected to the lower surface of the frame **5A**, and the cathode electrode to the upper surface of the frame **4A**.

The second embodiment also enjoys the same advantages as the first embodiment. Further, in the second embodiment, a heat dissipation plate (not shown) may be attached to the exposed surface of the frame **5A**, so as to release heat efficiently. Also, since the frame **6** of the first embodiment is not needed in the second embodiment, the production cost can be reduced. Further, the module **1A** of the second embodiment includes the MOSFET chip **2**, **3** and the SBD chip **10** in a single package **9A**. Thus, the number of parts necessary for constituting the DC-DC converter **100** can be reduced.

6

In the module **1A**, the chip located between the frame **4A** and the frame **5A** may be another diode chip or a passive element such as a resistor, in place of the SBD chip. Also, the diode chip or the passive element chip may be located on the lower surface of the frame **4A**, with an electrode of the chip connected to the frame **4A**. In this instance, the other electrode of the chip may serve as a terminal exposed at the lower surface of the module **1A**.

FIGS. **5-7** depict a module according to the third embodiment of the present invention. The module **1B** of this embodiment is different from the module **1** of the first embodiment in that the high-side MOSFET chip **2** and the low-side MOSFET chip **3** are located side by side on the upper surface of the frame **4B**, as shown in FIGS. **6** and **7**. Also, since the chips **2**, **3** are located side by side in the module **1B**, the shape and location of the frames **4B-8B** (see FIG. **7**), as well as the shape and location of terminals **4Ba-8Ba** provided on the lower surface of the module **1B** are different from those of the first embodiment.

In the third embodiment, the source electrode **2b** of the high-side MOSFET chip **2** and the drain electrode **3c** of the low-side MOSFET chip **3** are connected through a conductive path that is smaller in length and greater in cross-sectional area than the conventional wiring formed on a printed circuit board. Thus, the third embodiment can enjoy the same advantages as those of the first embodiment. Also, in the third embodiment, the module **1B** can have a smaller thickness (the vertical dimension in FIG. **6**) than the module **1** of the first embodiment.

In the foregoing embodiment, the source electrode **2b** of the high-side MOSFET chip **2** and the drain electrode **3c** of the low-side MOSFET chip **3** are connected, though the present invention is not limited to this configuration. For example, the gate electrode of one MOSFET chip and the source electrode of the other MOSFET chip can be connected, with reduced wiring resistance and inductance between the two electrodes. Thus, in this case again, the foregoing advantages can be enjoyed.

In the foregoing embodiments, the functional devices constituting the modules are MOSFET chips, though the present invention is not limited to this. The same advantages can be enjoyed by using transistors other than MOSFETs, or diodes, or passive elements such as resistors, or a combination thereof.

FIGS. **8 to 10** depict a module according to the fourth embodiment of the present invention. The module **1C** of this embodiment differs from the module **1** of the first embodiment (see FIGS. **2** and **3**) in that a diode chip **11** is used in place of the low-side MOSFET chip **3** in the module **1**. The diode chip **11** includes an anode electrode and a cathode electrode provided on two opposite surfaces, respectively. In FIG. **10**, the anode electrode **11a** is arranged on the upper surface, and the cathode electrode **11b** is arranged on the lower surface. The module **1C** also differs from the module of the first embodiment in the shape of the frame **5C** (see FIG. **10**) and the shape of a terminal **5Ca** (see FIG. **5**) provided on the lower surface of the module **1C**.

FIG. **11** is a circuit diagram of a step down DC-DC converter. The step down DC-DC converter **20** includes a MOSFET **21**, a diode **22**, a coil **23**, a capacitor **24**, and a control IC **25**. In the step down DC-DC converter **20**, the MOSFET **21** is brought into intermittent electrical conduction under the control of the control IC **25**, thereby lowering the inputted voltage to a predetermined level before the voltage is outputted.

By using the module **1C** of the fourth embodiment for the MOSFET **21** and the diode **22** of the step down DC-DC converter **20** shown in FIG. **11** (indicated by dotted lines in

7

FIG. 11), the wiring resistance and inductance between the source electrode of the MOSFET 21 and the cathode electrode of the diode 22 can be reduced. This enables reduction in power consumption and improvement in performance of the step down DC-DC converter 20.

A module according to the fifth embodiment of the present invention differs from the module 1 of the first embodiment (see FIG. 2) in that an NPN transistor and a PNP transistor are employed in place of the high-side MOSFET chip 2 and the low-side MOSFET chip 3, respectively. Drawings to illustrate the fifth embodiment are omitted since they would be the same as FIGS. 1-3.

FIG. 12 is a circuit diagram of a drive circuit. A drive circuit 30 includes an NPN transistor 31, a PNP transistor 32, capacitors 33, 34, a gate resistance 35, a resistance 36, and a high-speed photocoupler 37. The drive circuit 30 provides, based on a signal inputted to the high-speed photocoupler 37, an amplified signal to the gate terminal of an IGBT 40 serving as the switching element, and drives the IGBT 40.

Specifically, when the pulse signal inputted to the high-speed photocoupler 37 is of a high level, the NPN transistor 31 is in electrical conduction, so that a voltage  $+V_{GE}$  is applied to the gate terminal of the IGBT 40. On the other hand, when the pulse signal inputted to the high-speed photocoupler 37 is of a low level, the PNP transistor 32 is in electrical conduction, so that a voltage  $-V_{GE}$  is applied to the gate terminal of the IGBT 40. In this manner, the signal inputted to the high-speed photocoupler 37 is amplified and inputted to the gate terminal of the IGBT 40.

By using the module of the fifth embodiment for the NPN transistor 31 and the PNP transistor 32 of the drive circuit 30 shown in FIG. 12 (indicated by bold dotted lines in FIG. 12), the wiring resistance and inductance between the emitter electrode of the NPN transistor 31 and the emitter electrode of the PNP transistor 32 can be reduced. This enables reduction in power consumption and improvement in performance of the drive circuit 30.

The invention claimed is:

1. A module comprising:

- a first transistor and a second transistor including a first common surface and a second common surface, respectively, each of the first transistor and the second transistor respectively further including a first electrode, a second electrode and a third electrode, the first and second electrodes of the first transistor being disposed at the first common surface of the first transistor, the first and second electrodes of the second transistor being disposed at the second common surface of the second transistor, and the first transistor being disposed above the second transistor;
- a first frame comprising a portion disposed above the first transistor, wherein the second electrode of the first transistor is directly connected to the first frame;
- a second frame comprising a portion disposed between the first transistor and the second transistor, wherein the third electrode of the first transistor and the second electrode of the second transistor are each directly connected to the second frame;
- a third frame comprising a portion disposed below the second transistor, wherein the third electrode of the second transistor is directly connected to the third frame;
- a package enclosing the first transistor, the second transistor, at least part of the first frame, at least part of the second frame, and at least part of the third frame, the package including a mounting surface facing in a first direction;

8

wherein the first frame includes a portion exposed at the mounting surface of the package, the exposed portion of the first frame serving as a first connection terminal;

wherein the second frame includes a portion exposed at the mounting surface of the package, the exposed portion of the second frame serving as a second connection terminal;

wherein the third frame includes a portion exposed at the mounting surface of the package, the exposed portion of the third frame serving as a third connection terminal; and

wherein each of the first electrode of the first transistor, the second electrode of the first transistor, the first electrode of the second transistor, and the second electrode of the second transistor faces in a second direction opposite the first direction.

2. The module according to claim 1, wherein the module is configured to cause a current to flow at first times through one of the first and second transistors and through the second frame to the second connection terminal, and to flow at second times from the second connection terminal through the second frame and through the other of the first and second transistors.

3. The module according to claim 1, farther comprising:

- a fourth connection terminal exposed at the mounting surface of the package and coupled to the first electrode of the first transistor; and
- a fifth connection terminal exposed at the mounting surface of the package and coupled to the first electrode of the second transistor.

4. The module according to claim 1, wherein each of the first transistor and the second transistor is a bipolar junction transistor (BJT), each of the respective first electrodes being a base electrode, each of the respective second electrodes being one of an emitter electrode and a collector electrode, and each of the respective third electrodes being the other of an emitter electrode and a collector electrode.

5. The module according to claim 1, wherein each of the first transistor and the second transistor is a metal oxide semiconductor field effect transistor (MOSFET), each of the respective first electrodes being a gate electrode, each of the respective second electrodes being one of a source electrode and a drain electrode, and each of the respective third electrodes being the other of a source electrode and a drain electrode.

6. The module according to claim 1, wherein the package includes an upper surface opposite to the mounting surface, and the first frame includes a surface that is opposite to the first transistor and not exposed at the upper surface of the package.

7. The module according to claim 1, wherein said directly connected comprises attached using a conductive paste or solder.

8. The module according to claim 1, wherein the first transistor and the second transistor are arranged to face each other across the second frame.

9. The module according to claim 1, wherein the third frame comprises an upper surface and a lower surface, said third electrode of the second transistor being directly connected to the upper surface, and said lower surface being exposed at the mounting surface of the package.

10. The module according to claim 9, wherein the exposed lower surface of the third frame as a whole is contained in the mounting surface as viewed in the direction normal to the exposed lower surface of the third frame.

9

11. The module according to claim 10, wherein the exposed lower surface of the third frame is flush with the mounting surface.

12. The module according to claim 11, wherein each of the first transistor and the second transistor is a metal oxide semiconductor field effect transistor (MOSFET), each of the respective first electrodes being a gate electrode, each of the respective second electrodes being one of a source electrode and a drain electrode, and each of the respective third electrodes being the other of a source electrode and a drain electrode.

13. The module according to claim 1, wherein the package is a resin package.

14. A module comprising:

a first transistor comprising a first control electrode, and a first pair of main electrodes;

a second transistor disposed below the first transistor, said second transistor comprising a second control electrode, and a second pair of main electrodes;

an upper frame comprising a portion disposed above the first transistor, wherein one of the first pair of main electrodes of the first transistor is directly connected to the upper frame;

a middle frame comprising a portion disposed between the first transistor and the second transistor, wherein the other one of the first pair of main electrodes of the first transistor, and one of the second pair of main electrodes of the second transistor, are each directly connected to the middle frame;

a lower frame comprising a portion disposed below the second transistor, wherein the other one of the second pair of main electrodes of the second transistor is directly connected to the lower frame; and

a package enclosing the first transistor, the second transistor, at least part of the upper frame, at least part of the middle frame, and at least part of the lower frame, the package including a mounting surface facing downward;

wherein said first control electrode of the first transistor, said one of the first pair of main electrodes of the first transistor, said second control electrode of the second transistor, and said one of the second pair of main electrodes of the second transistor, each faces upward; and

wherein the lower frame includes a surface exposed at the mounting surface of the package.

15. The module according to claim 14, further comprising: a first connection terminal exposed at the mounting surface of the package, the first connection terminal coupled to the portion of the upper frame disposed above the first transistor;

a second connection terminal exposed at the mounting surface of the package, the second connection terminal coupled to the portion of the middle frame disposed between the first transistor and the second transistor; and wherein the exposed surface of the lower frame serves as a third connection terminal.

10

16. The module according to claim 15, wherein the module is configured to cause a current to flow at first times through one of the first and second transistors and through the middle frame to the second connection terminal, and to flow at second times from the second connection terminal, through the middle frame, and through the other of the first and second transistors.

17. The module according to claim 15, further comprising: a fourth connection terminal exposed at the mounting surface of the package and coupled to the first control electrode; and

a fifth connection terminal exposed at the mounting surface of the package and coupled to the second control electrode.

18. The module according to claim 14, wherein each of the first transistor and the second transistor is a bipolar transistor, each of the respective control electrodes comprises a base electrode, and each of the respective pairs of main electrodes comprises an emitter electrode and a collector electrode.

19. The module according to claim 14, wherein each of the first transistor and the second transistor is a metal oxide semiconductor field effect transistor (MOSFET), each of the respective control electrodes comprises a gate electrode, and each of the respective pairs of main electrodes comprises a source electrode and a drain electrode.

20. The module according to claim 14, wherein the package includes an upper surface opposite to the mounting surface, and the upper frame includes a surface that is opposite to the first transistor and not exposed at the upper surface of the package.

21. The module according to claim 14, wherein the first transistor and the second transistor are arranged to face each other across the middle frame.

22. The module according to claim 14, wherein said directly connected comprises attached using a conductive paste or solder.

23. The module according to claim 14, wherein the lower frame comprises an upper surface and a lower surface, said other one of the second pair of main electrodes being directly connected to the upper surface, and said lower surface being exposed at the mounting surface of the package.

24. The module according to claim 23, wherein the exposed lower surface of the lower frame as a whole is contained in the mounting surface as viewed in the direction normal to the exposed lower surface of the third frame.

25. The module according to claim 24, wherein the exposed lower surface of the lower frame is flush with the mounting surface.

26. The module according to claim 25, wherein each of the first transistor and the second transistor is a metal oxide semiconductor field effect transistor (MOSFET), each of the respective control electrodes comprises a gate electrode, and each of the respective pairs of main electrodes comprises a source electrode and a drain electrode.

27. The module according to claim 14, wherein the package is a resin package.

\* \* \* \* \*